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Summary.
The required building blocks of CMOS fuzzy chips capable of performing as adaptive fuzzy
systems are described in this paper. The building blocks are designed with mixed-signal current-
mode cells that contain low-resolution A/D and D/A converters based on current mirrors. These
cells provide the chip with an analog-digital programming interface. They also perform as comput-
ing elements of the fuzzy inference engine that calculate the output signal in either analog or digital
formats, thus easing communication of the chip with digital processing environments and analog
actuators. Experimental results of a 9-rule prototype integrated in a 2.4-µm CMOS process are in-
cluded. It has a digital interface to program the antecedents and consequents and a mixed-signal
output interface. The proposed design approach enables the CMOS realization of low-cost and
high-inference fuzzy systems able to cope with complex processes through adaptation. This is il-
lustrated with simulated results of an application to the on-line identification of a nonlinear dynam-
ical plant.
I.-   Introduction.
A typical multi-input single-output fuzzy system contains a set of IF-THEN rules like the fol-
lowing:
Rule r: IF x1 is A1r and ... and xu is Aur THEN y is Br
where xi (i=1,..., u) are the input and y is the output variables while Air (r=1, ..., R) and Br are, re-
spectively, the antecedents’ and consequent’s fuzzy sets that represent linguistic values like “very
big”, “small”, etc. Many times, the information about the output variable is exact (not fuzzy) so
that the consequent’s fuzzy sets can be simplified to singleton values, cr, like “1.5”, “0.5”, etc.
These systems, known as zero-order Sugeno’s type or singleton fuzzy systems, are widely used be-
cause of their simplicity [1-3]. They infer a crisp output by implementing the following weighted
average:
(1)
where the weight hr is the activation degree of the r-th rule, usually calculated as the minimum or
product of the input variables’ membership degrees to their corresponding fuzzy sets. This type of
inference is shown in the block diagram of Figure 1.
The global structure of a singleton fuzzy system is defined by the set of IF-THEN rules that
connect the antecedents’ fuzzy sets which cover the input spaces with the consequent’s singleton
values of the output space. The detailed structure is defined by the membership functions that rep-
resent the antecedents’ fuzzy sets and by the consequent’s singleton values. These structures are
y hr cr⋅
r 1=
R
∑ hr
r 1=
R
∑⁄=
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usually obtained from the knowledge of human experts. However, as processes become more com-
plex (highly nonlinear and/or changing over time) this knowledge can be too uncertain or insuffi-
cient. This is why a current research area is the development of adaptive fuzzy systems which can
automatically find their structure using linguistic information and learning algorithms, most of
them taken from the neural network domain [4-6]. The block diagram of an adaptive fuzzy system
is shown in Figure 2. The fuzzy inference engine implements equation (1) once the structure of the
fuzzy system is defined. The adaptive loop contains a performance monitor that measures the qual-
ity of the performance and sends this information to the tuning/learning block. This block imple-
ments the learning algorithm that updates the system structure to match the new process state.
Fuzzy systems have been widely implemented with software on standard digital processors.
However, when real-time operation and/or low area and power consumption are required the ade-
quate solution is to implement them with dedicated hardware (known as fuzzy chips). The knowl-
edge of the work environment where the fuzzy system is embedded is helpful to design fuzzy chips
that can save additional circuitry for signal conditioning between blocks. For the case of adaptive
fuzzy systems and according to Figure 2, it is worthwhile that a fuzzy chip accepts analog input
signals to directly communicate with the real world, and provides the output in either a digital or
analog format to directly interact with a subsequent digital stage (like a computer as a performance
monitor) or analog devices (like analog actuators). The parameters that define the structure of the
fuzzy inference engine have to be programmable to be tuned by the adaptive loop. Digital program-
mability is preferred since it offers a simple and safe mechanism for storing the programmable pa-
rameters, and it also gives an adequate interface for a manual or automatic digital tuning. On the
other side, if the tuning/learning mechanism is implemented with analog circuitry, as happens in
analog neural networks, the fuzzy chip should also admit analog programming signals.
This paper describes a design approach of CMOS fuzzy chips capable of performing as adap-
tive fuzzy systems with all these interface capabilities. The required building blocks are designed
as mixed-signal current-mode circuits. They are described in Sections II and III. These circuits
have been integrated into a complete 2.4-µm CMOS fuzzy chip that implements 9 rules. Experi-
mental results of this prototype are provided in Section IV. Application of the proposed circuitry
to implement adaptive fuzzy systems is discussed and illustrated with an example in Section V.
Finally, conclusions are given in Section VI.
II.-   CMOS building blocks for each rule processing.
The first operation to perform within each rule processing is to define the antecedents’ fuzzy
sets by adequate membership functions. The strategy we follow to generate the usually employed
triangular/trapezoidal membership functions is to implement the following expression [7]:
µ (Iin) = Iµ = Iref  Θ mb•[ ma•( Iaux Θ Iin ) + ( Iin Θ Iaux ) Θ Isat ] = Iref  Θ Iµ (2)
that can be reduced to:
Iµ = Iref Θ mb•( | Iin- Iaux | Θ Isat ) (3)
if ma is equal to 1 (which means a symmetrical membership function).
In the above expressions, Iin is the input signal and the parameters {Iaux, Isat, ma, mb} are re-
lated, respectively, to the position of the membership function on the universe of discourse, to its
saturation, and to its two slopes, as shown in Figure 3a. The signal Iref, which has a constant value
in the fuzzy chip, represents the maximum membership degree and Θ is a rectification or bounded
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difference operator, defined as:
The block diagram of the generic membership function circuit (MFC) that realizes equation
(2) is shown in Figure 3b. The D/A blocks represent digitally-programmable current mirrors whose
output currents are obtained by multiplying their input currents by a factor that depends on the ge-
ometry of the current mirrors and the digital word that controls the switches. They can be seen as
low-resolution current-mode D/A converters so that the programmable parameters that define the
antecedents’ membership functions can be stored in efficient digital memories inside the chip. The
D/A blocks not only perform as converters but also as computing blocks. The D/A blocks associ-
ated with ma and mb implement the scaling operations ‘•ma’ and ‘•mb’. The block associated with
mb also implements the operation ‘Θ Isat’ exploiting the diode-connected transistor at its input
stage. Advantages of current-mode analog processing are that addition is carried out by wire con-
nection and the operations ‘Iaux Θ Iin’ and ‘Iin Θ Iaux’ are simply implemented by the transistors
T1 and T2 [7].
Once the membership degrees of the input signals to their corresponding fuzzy sets have been
obtained, the activation degrees of the rules (represented by the currents Ihr) are calculated by con-
necting them with a T-norm like a minimum operator (Min). This can be done by using the multi-
input maximum circuit proposed in [8] and the De Morgan’s laws, as shown in Figure 4:
(4)
The MFC’s employed ease realization of the above equation because they can provide the
value of Irµi by eliminating the last current mirror that performs the bounded difference operation
with Iref (shown with grey lines in Figure 3b). The bounded difference, Iref Θ Max(Irµi ), is per-
formed after each maximum circuit, with the block called COMPL in Figure 4.
The next operation is to implement the product Ihr•cr to calculate the partial conclusion of
each rule. This is carried out by circuits, which will be called CONS’s, that receive the currents
representing the activation degrees of the rules, Ihr, and weight them by their corresponding sin-
gleton values, cr. They are digitally-programmable current mirrors like the D/A blocks of the
MFC’s so that the programmable singleton values can be also stored in a digital memory inside the
chip.
A fuzzy inference chip implemented with the circuits described above (MFC’s, MAX’s,
COMPL’s, and CONS’s) accepts digital programming signals to fix the antecedents and conse-
quents of its rule base. An example is the 2.4-µm CMOS prototype whose die photograph is shown
in Figure 5a. This chip has two inputs that can be represented by voltages (Vx, Vy) or currents (Ix,
Iy) because the MFC’s previously described contain the V-I converter proposed in [9]. The input
spaces are covered by three fuzzy sets (N, Z, P) whose membership functions (which are symmet-
rical) are defined by 8-bit digital words: 5 bits, {a0 a1 a2 a3 a4}, for the position and 3 bits, {b0 b1
b2}, for the slopes. This means that the MFC’s contain a 5-bit and a 3-bit D/A blocks. The current
Iaux related to the position parameter is provided by the 5-bit D/A block as follows:
(5)
where Iu is the input current of the D/A block. The 3-bit D/A block associated with the slope pa-
rameter, m=mb (ma=1), provides the following output current according to equation (3) and Figure
3b:
a - b if a > b
0         otherwise
a Θ b =
Ihr Min Iµi
r( ) Max Iµir( ) I ref ΘMax Iµir( )= = =
Iaux a0 2 a1 4 a2 8 a3 16 a4⋅+⋅+⋅+⋅+( ) Iu⋅=
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(6)
The output space is covered by three singleton values (n, z, p) that are programmed by 4 bits,
{d0 d1 d2 d3}. This means that the CONS’s are 4-bit D/A blocks. They calculate the partial conclu-
sions of the rules as follows:
(7)
so that the singleton values, cr, range from 0 to 0.9375.
The connection of the different blocks in this chip and the rule table implemented are illus-
trated in Figures 5c and d, respectively. Figure 5b shows the relative area occupation of the differ-
ent blocks. The active area of this chip is 1 x 1.1 mm2.
III.-   CMOS Blocks for the I/O and programming interface.
The operation of an adaptive fuzzy chip is typically divided into two modes: programming
and processing, which are controlled by two non-overlapping signals. During programming mode,
the programmable parameters (in our case: the position, saturation and slopes of the antecedents’
membership functions and the singleton values of the consequents) are updated if required. To pro-
vide the fuzzy chip with an analog programming interface, we propose to add an A/D block to each
D/A block of the MFC’s and CONS’s, as illustrated in Figure 6 (for simplicity, the MFC’s shown
in this figure generate symmetrical and triangular membership functions). Hence, if a programma-
ble parameter is given in analog format, for instance it is represented by a current, Idat, it is con-
verted to a binary code {bk} by its corresponding A/D block. This binary code verifies in general
that:
or (8)
depending on whether the A/D block is of dividing (left equation) or multiplying type (right equa-
tion). M is the resolution of the A/D block, Iad is its reference current during the programming
mode, and Q(.) is a quantization operator. This binary code so obtained is stored as a digital word
in the corresponding memory.
During processing mode, the parameters written in the digital memories are employed to im-
plement the rule processing of the fuzzy inference method. The D/A blocks of the MFC’s associ-
ated with the position, saturation and slope of the antecedents’ membership functions as well as the
D/A blocks (the CONS’s) associated with the singleton values take the corresponding binary codes
{bk} stored in the digital memories and provide in general the following output current:
or (9)
where M is the resolution of the D/A block (dividing or multiplying type) and Ida is its input current
during the processing mode. If the binary code was obtained during the programming mode from
an analog parameter, Idat, this means (by combining equations (8) and (9)) that:
(10)
Iµ m I in Iaux– ΘI sat( )⋅ b0 2 b1 4 b2⋅+⋅+( ) I in Iaux– ΘI sat( )⋅= =
Ihr cr⋅ Ihr
1
2-- d0
1
4-- d1
1
8-- d2
1
16----- d3⋅+⋅+⋅+⋅  ⋅=
Σk 1=
M bk2
k– Q IdatIad
--------  = Σk 1=M bk2k Q
Idat
Iad
--------  =
Io Ida Σk 1=
M bk2
k–( )⋅= Io Ida Σk 1=M bk2k( )⋅=
Io Ida Q
Idat
Iad
--------  ⋅=
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In the A/D-D/A blocks that fix the position and saturation of the membership functions, the
input current of the D/A part, Ida, during the processing mode is equal to the reference current of
the A/D part, Iad, which was employed during the programming mode (Ida = Iad = Iu in Figure 6).
Hence, if the programmable parameter was given as the current Idat (Idat = Iaux or Isat), the param-
eter employed during rule processing is its quantized value: Iu • Q(Idat / Iu), according to equation
(10). Regarding the A/D-D/A blocks that fix the slopes in the MFC’s and the A/D-D/A blocks that
perform as CONS’s, the input current of the D/A part is not constant during the rule processing but
a signal of the inference process. According to Figure 6 and considering analog programmable pa-
rameters, the output currents of these blocks are:
(11)
(12)
where Iaux, Im and Icr are the analog parameters that program, respectively, the position and the
slope of the antecedents’ membership functions and the singleton values, while Iu, Iv and Iw are the
reference currents of the A/D parts during the programming mode.
An A/D-D/A block is also employed during processing mode to implement a current-mode
divider (DIV), as shown in Figure 6. The numerator current (the input current to the A/D part in
DIV) has the value ΣrIhr•cr, while the value of the denominator current (the reference current of
the A/D part in DIV) is ΣrIhr. The analog output of this divider, which is the crisp output of the
fuzzy inference singleton method, is given by:
(13)
with a quantization error of ± ΣrIhr / 2(N+1), where N is the resolution of the data converters and Ip
is the input current of the D/A part.
The chip that results when employing these A/D-D/A blocks can be combined with digital or
analog circuitry that implements the tuning/learning mechanism. Besides, it is able to interact di-
rectly with analog sensors and actuators or digital subsequent stages. The chip prototype comment-
ed above offers this latter advantage because it contains a 5-bit A/D-D/A divider (the DIV block
in Figure 5b).
Current-mode techniques permit efficient implementation of these A/D-D/A blocks. As an
example to illustrate the area occupation of these blocks, the 5-bit A/D-D/A divider integrated in
the CMOS prototype occupies 528 µm x 145 µm (0.077 mm2). Among algorithmic, semialgorith-
mic or binary-weighted current source converters, the first ones greatly simplify the design since
they are very modular. They are based on a cascade of identical bit cells [10] or alternating odd and
even bit cells [11], as shown in Figure 7a. Taking into account that no high precision is required in
fuzzy systems, we have chosen continuous-time algorithmic converters to reduce the control cir-
cuitry. Considering the divider block, a dividing A/D conversion technique (Figure 7b) is more
convenient than a multiplying type since it enables the reference current, Iad=ΣrIhr, to be the full-
scale current.
We have analyzed different structures [12] to design the circuitry of the A/D bit cells, follow-
ing the work in [10-11] [13]. The structure selected, shown in the upper part of Figure 8a, offers a
good trade-off between speed and power consumption. It employs the current comparator proposed
in [14-15], which is exploited to also carry out the subtraction of Iad/2i from Ii in the i-th bit cell.
The capacitive coupling between the nodes a and b and the high-speed operation of the current
I
oMFC I in Iu Q
Iaux
Iu
--------  ⋅– m⋅ I in Iu Q
Iaux
Iu
--------  ⋅– Q
Im
Iv
-----  ⋅= =
IoCONS Ihr cr⋅ Ihr Q
Icr
Iw
-----  ⋅= =
Iout I p Q
ΣrIhr cr⋅
ΣrIhr
--------------------  
 
⋅=
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comparator may cause glitches in the bits generated. They are reduced by inserting the nMOS tran-
sistor shown with grey lines in the upper part of Figure 8a. Regarding the design of the D/A part,
good dynamic behavior is achieved by choosing all the bit cells identical (to reduce nonsymmetri-
cal switching) and synchronizing the different bits via digital latches. Switching speed is increased
if there is always a conducting path for the current. This is the purpose of the pMOS transistor
shown with grey lines at the bottom part of Figure 8a.
The schematic illustrated in Figure 8a corresponds to the bit cell of a generic A/D-D/A block
that can perform as a DIV, CONS or as the A/D-D/A block associated with the slope parameter in
the MFC’s. Considering the last two cases, the D/A part is operative during the processing mode,
when the switches R are closed and the stored parameters are read from the digital memories. Dur-
ing programming mode, the programmable parameters are written into the digital memories. For
this purpose, the switches R are open and either switches D•S (if the programmable parameter is
digital) or A•S (if it is analog) are closed. In the last case, the switches W are closed conveniently
so that the A/D part is operative.
The schematic shown in Figure 8b corresponds to the bit cell of a more specific A/D-D/A
block that can only perform as the block associated with the position or saturation parameters in
the MFC’s. These blocks are simpler because the D/A is exploited as a part of the A/D (an A/D
converter contains in general a D/A one) taking advantage of that the reference currents (Iad, Ida)
to store and recover the analog parameter are equal (IFS = Iad = Ida) [16].
IV.-   Experimental results.
The behavior of the MFC’s, MAX’s, COMPL’s, CONS’s, and the DIV circuit has been ver-
ified experimentally with the 2.4-µm CMOS fuzzy chip described above. This is possible because
the chip contains many pads to test the signal at internal points.
Figure 9 shows three different coverings of the input spaces with the three fuzzy sets (N, Z,
P). In these experiments, the input variables were represented by currents (Ix in Figure 9), the max-
imum degree of membership that is fixed by the current Iref was 16 µA and the bits of the MFC’s
were programmed so that the positions and the slopes were as follows:
- Figure 9a: Iaux(N) = 8 µA, Iaux(Z) = 16 µA, Iaux(P) = 24 µA; m(N) = 2, m(Z) = 2, m(P) = 2.
- Figure 9b: Iaux(N) = 4 µA, Iaux(Z) = 16 µA, Iaux(P) = 28 µA; m(N) = 2, m(Z) = 1, m(P) = 2.
- Figure 9c: Iaux(N) = 12 µA, Iaux(Z) = 16 µA, Iaux(P) = 20 µA; m(N) = 2, m(Z) = 1,m(P) = 2.
Experimental results that illustrate the calculation of the rules’ activation degrees are shown
in Figure 10. In these experiments, the input variables were represented by voltages, Vx and Vy.
The results of Figure 10a were obtained by making equal the two input voltages and sweeping them
along their ranges. These results correspond to the minimum operation performed between a given
Z and differently programmed P fuzzy sets, that is, they represent the activation degree of a rule
like the following: “If Vx is P and Vy is Z then ...”. The results of Figure 10b also correspond to
the minimum operation performed between a given Z and a given P fuzzy sets. In this case, they
were obtained by sweeping Vy and fixing Vx to different constant values (3.45 V, 3.6 V, 3.75 V,
and 3.9 V).
Figure 11a shows how the values of the rules’ activation degrees are scaled by different sin-
gleton values (0, 0.25, 0.5, 0.75, and 0.9375) at the 4-bit CONS blocks. According to equation (7),
these singleton values correspond, respectively, to the following programmable bits {d0 d1 d2 d3}:
{0 0 0 0}, {0 1 0 0}, {1 0 0 0}, {1 1 0 0}, and {1 1 1 1}. Figure 11b illustrates the dynamic behavior
of the fuzzy chip before the DIV block. This figure represents the change in the value Ihr•cr of a
rule when there is a step input that activates it (a low resistance was connected externally to convert
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current to voltage). The response time to obtain the conclusion of a rule was measured less than
250ns.
Figures 12a, b, and c show the analog output current provided by the divider circuit working
as the final block of the fuzzy chip when sweeping the two input signals of the chip (represented
as currents in the three cases). The antecedents’ membership functions were programmed as shown
in Figures 9a, b, and c, respectively, while the consequent’s singleton values {n, z, p} were
{0.9375, 0, 0.9375} for Figure 12a and {0, 0.4375, 0.875} for Figures 12b and c. They represent
different control surfaces provided by the fuzzy chip. In these cases, the static power consumption
of the chip ranged from less than 9 mW (surfaces in Figures 12 b and c) to 21 mW (Figure 12a) at
a 5-V power supply and a 16-µA for Iref. Since two of the test pads of the chip allow us to monitor
the currents ΣrIhr•cr and ΣrIhr, we could measure that the error introduced by the DIV block was
limited to ± 0.47 LSB, thus verifying its 5-bit resolution. Since the DIV block is of 5 bits while the
CONS’s are of 4 bits, the maximum output digital code obtained in the situations summarized in
Figures 12b and c can represent the values 0.84375, 0.875, or 0.90625, which correspond to the 5-
bit quantization of the maximum output value: (ΣrIhr•cr / ΣrIhr)|max = cr|max = 0.875. This was con-
firmed experimentally: the maximum digital code measured was 0.90625 and, consequently, the
output current appeared quantized into 30 levels.
Although the A/D-D/A divider integrated within this fuzzy chip does not contain all the de-
sign improvements commented in Section III, the response time of this fuzzy chip was measured
less than 2 µs, which translates in more than 0.5 MFLIPs (mega fuzzy logic inferences per second).
Hence, the divider is the block that limits the inference speed. Figure 13 shows different discrete
analog outputs provided by the fuzzy chip for a step signal at one of the inputs and different con-
stant values at the other. Better design of the divider and taking advantage of modern submicron
CMOS processes would increase the total inference speed over the MFLIPs.
Several A/D-D/A quantizer memory blocks have been also integrated alone in a 2.4-µm
CMOS process. The experimental results shown in Figure 14 correspond to the conversion and re-
production of an input analog current with 3-, 4-, and 5-bit resolution, which have been the reso-
lutions employed in the CMOS prototype. It was measured that the quantization error never ex-
ceeded LSB.
V.-   Applications.
Fuzzy systems have drawn a great attention for their capability of translating expert knowl-
edge expressed by linguistic rules into a mathematical framework. This has been particularly ex-
ploited in the field of heuristic control where many processes that are too complex to be described
with an adequate analytical model are properly controlled by an expert human operator [4] [17]. In
addition, fuzzy systems as simple as zero-order Sugeno’s type or singleton fuzzy systems have
been proved to be universal approximators and, hence, potentially capable of controlling or de-
scribing any process [18]. This has opened the way for other types of applications like generation
of linearizing or conditioning functions for nonideal sensors or signal predistortion. Adaptive fuzzy
systems are more versatile since they can cope with highly nonlinear and dynamical processes. In
this sense, they can be applied to many other fields like control and identification of nonlinear dy-
namical processes, nonlinear channel equalization or adaptive noise cancellation.
To analyze the suitability of the proposed circuitry for implementing adaptive fuzzy systems,
we have studied different applications. One of them is the on-line identification of nonlinear dy-
namical plants. For this application, the flow diagram of the configuration is shown in Figure 15a.
The nonlinear plant considered (usually reported in the literature [5]) is governed by the following
difference equation:
Towards the IC Implementation of Adaptive Fuzzy Systems
9
(14)
where the unknown function, g(.), has the form:
(15)
The following series-parallel model is used to identify the plant:
(16)
where F[u(k)] is the response of an adaptive fuzzy system.
This configuration has been simulated with C language considering that the adaptive fuzzy
system is implemented as a one-input one-output fuzzy chip with 18 rules, designed as proposed
in this paper. Its MFC’s have been considered to provide triangular membership functions that cov-
er the input space uniformly, as shown in Figure 15b. The adaptive chip is tuned by only learning
the 18 singleton values of its rules. For this purpose, the performance monitor measures the differ-
ence between the plant’s and the model’s outputs, y(k) - yd(k), at each time step, k. During training,
the input to the plant and to the model was a sinusoid u(k)=sin(2pik/40) and initially, the 18 single-
ton values were zero. The tuning/learning block receives the measure of the performance monitor
and provides the adequate changes of the singleton values as:
r = 1, ..., 18 (17)
which corresponds to a gradient-descent learning algorithm with a ζ learning rate.
The tuning block can be implemented with analog or digital circuitry (for instance with a
standard microprocessor) because the CONS circuits of the adaptive fuzzy chip are A/D-D/A
blocks. A resolution of 4 bits have been proven enough to obtain efficient results. This is illustrated
in Figure 15c where the grey and black lines represent, respectively, the model’s and the plant’s
outputs for the input u(k)=sin(2pik/250) for 0 ≤ k ≤ 250 and 501 ≤ k ≤700, and u(k)=0.5sin(2pik/
250)+0.5sin(2pik/25) for 251 ≤ k ≤ 500. This proper identification was obtained after 70 time steps
of training.
The circuitry proposed in this paper to implement adaptive fuzzy chips is based primarily on
current mirrors so that the achieved resolution is limited ultimately by mismatching errors. Reso-
lution below 8 bits are easily obtained with standard digital technologies [19]. Hence, low-resolu-
tion (low-cost) realizations of adaptive fuzzy chips are feasible for applications like this here de-
scribed.
VI.-   Conclusions.
Mixed-signal building blocks based primarily on current mirrors have been described and
discussed for implementing adaptive fuzzy systems. They provide the chip with both analog and
digital outputs, and with a mixed-signal programming interface. These techniques enables low-
cost and high-inference CMOS realizations of adaptive fuzzy chips, as proven by measurements
on a 9-rule 2.4-µm prototype. This chip accepts two analog inputs represented by currents or volt-
ages and 8- and 4-bit digital words to program, respectively, the antecedents and consequents of
its rule base. Its output is provided as either a 5-bit digital word or an analog signal. It occupies an
active area of about 1 mm2, consumes less than about 20 mW for a 5-V power supply, and offers
y k 1+( ) 0.3y k( ) 0.6y k 1–( ) g u k( )[ ]+ +=
g u[ ] 0.6 piu( ) 0.3 3piu( ) 0.1 5piu( )sin+sin+sin=
yd k 1+( ) 0.3y k( ) 0.6y k 1–( ) F u k( )[ ]+ +=
∆cr ζ y yd–( ) hr⋅ ⋅–=
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an inference speed of above 0.5 MFLIPs (although it was not optimized regarding speed). Fuzzy
chips so designed can be successfully employed in several applications without requiring high res-
olution. This has been illustrated with an application example where 4 bits are enough.
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Figure 1: Block diagram of a singleton fuzzy inference engine.
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Figure 3: (a) Trapezoidal membership function provided by the circuit in (b).
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Figure 6: Block diagram of an advanced fuzzy chip.
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Figure 10: Experimental results of the minimum operation.
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Figure 11: Experimental results that illustrate: (a) The programmability of the singleton val-
ues. (b) The response time to obtain the conclusion of a rule.
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Figure 12: Different control surfaces measured from the fuzzy chip.
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Figure 13: Several step responses of the discrete analog output of the fuzzy chip.
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Figure 14: Experimental results of A/D-D/A blocks storing quantized values of an analog param-
eter with: (a) 3- (b) 4- and (c) 5-bit resolution.
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Figure 15: (a) Identification of a nonlinear dynamic plant. (b) Antecedents’ fuzzy sets. (c) Output
of the model (grey line) and the plant (black line) after the training process.
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